#### ISSCC 2005 Session 15.3

# A 50MS/s (35mW) to 1kS/s (15µW) Power Scaleable 10b Pipelined ADC with Minimal Bias Current Variation

Imran Ahmed, David Johns University of Toronto

#### Overview

- Motivations
- State of the art
- Approach of this work
  - in 1.8V, 0.18 µm CMOS process
  - Current Modulated Power Scaling (CMPS)
  - New rapid power-on opamp
- Measurement results
- Summary

#### **Motivations**

- Applications:
  - Reconfigurable bandwidth, multi-standard, multi-rate
  - Facilitates flexible architecture

- Industrial design
  - Single ADC can target multiple applications
  - Saves development time, thus cost

#### State of the art: Current scaling

$$\tau \propto \frac{1}{I^{x}} \implies \text{as } f\downarrow, \tau\uparrow \rightarrow P=IV\downarrow$$

$$\downarrow \tau_{1}$$

$$\downarrow \tau_{2}$$


$$\uparrow \tau_{2}$$

$$\uparrow \tau_{2}$$

$$\uparrow \tau_{2}$$


- Analog circuits consume most of the power in ADC
- Scale bias currents with sampling rate

# Current Scaling (C.S.) implications




- Greater current mismatch in WI → lower yield
- Multiple bias points → design/verification time ↑

#### Approach of this work




 Analog power only during t<sub>ON</sub>, digital power during digital output transitions (dynamic power)

#### Current Modulated Power Scale (CMPS)




Constant t<sub>ON</sub>, variable t<sub>OFF</sub> to realize different f<sub>s</sub>

#### CMPS with current scaling




Variable t<sub>ON</sub> (f'n of I<sub>B</sub>), variable t<sub>OFF</sub> to realize different f<sub>s</sub>
 CMPS multiplies CS power scaleable range


# Design challenges with CMPS




Challenge #2 (key): require rapid power-on to obtain high f<sub>s</sub>



#### 10b 1.5b/stage pipeline architecture




## Continuous power scaling



- $t_{ON} = t_{lat}$  (ADC latency) (9 clock cycles)
- Max f<sub>s</sub> limited to 1/t<sub>lat</sub> when using CMPS only
- ☐ Use CMPS + small amount of current scaling

# Power timing of pipeline blocks




bias circuits powered on first due to slow power on times

#### State machine


- always on, dominant power consumer during t<sub>OFF</sub>
  - → limits power scaleable range
- Reducing f<sub>sm</sub> reduces power during t<sub>OFF</sub>
  - → maximizes power scaleable range

$f_{sm}$	State machine Power
1MHz	9.2μW
5.55MHz	51μW
50MHz	460μW

## Stage ADC design




#### Rapid power-on opamp




- rapidly powers on during t<sub>ON</sub>, <u>completely</u> powers off for t<sub>OFF</sub>
- One stage gain → load compensated, simple passive CMFB
- [Waltari, Halonen JSSC Jan. 2001] passive CMFB used

#### Reduced slew time for rapid power-on




#### Chip micrograph

1.8V, 0.18µm CMOS




Active area: 1.2mm<sup>2</sup>


## Power dissipation vs. sampling rate




## Power dissipation vs. sampling rate




## Power dissipation vs. sampling rate




#### Accuracy vs. sampling rate




# Output spectrum at 50MS/s



#### DNL and INL at 50MS/s



#### Comparison with 10b ADCs



## Summary

- CMPS used to multiply CS power scale range by 50x to realize very wide power scaleable range
- New rapid power-on opamp enables CMPS at high speeds

Technology	1.8V, 0.18µm CMOS	
Resolution	10 bit	
Full scale input	1.6V p-p	
Area	1.2mm <sup>2</sup>	
f <sub>s</sub> (power) range	1kS/s (15µW) - 50MS/s (35mW)	
bias current scaling	1:50	
Performance at 50MS/s		
Power	35mW	
SNDR (fin=20.94MHz)	55dB (8.8b ENOB)	
SFDR (fin=20.94MHz)	67dB	
DNL/INL	0.63/-0.91, 1.06/-1.2	

## Acknowledgements

- Revision help from Professors Ken Martin, K.C. Smith at the *University of Toronto*
- The generous funding from the National Sciences and Engineering Research Council of Canada (NSERC)
- The fabrication services of the Canadian Microelectronics Corporation (CMC)

